Why is TSMC not in a rush to adopt high-NA EUV?

TSMC is holding off on high-NA EUV, even as Intel pushes ahead. The decision underscores a deeper divide in how the chipmakers weigh cost, complexity and risk at the leading edge.

Paul van Gerven

This article is exclusively available to premium members of Bits&Chips. Already a premium member? Please log in. Not yet a premium member? Become one for just €20 for the first year and enjoy all the benefits.

Login

Become a premium member for just €20