A design decision for high-NA lithography that ASML had to make before EUV had even proved itself has proved troublesome for logic makers.
Paul van Gerven
This article is exclusively available to premium members of Bits&Chips. Already a premium member? Please log in. Not yet a premium member? Become one for just €20 for the first year and enjoy all the benefits.