The future of CMOS scaling hinges on the industry finding ways to harness the third dimension, explains Imec’s VP Logic Technologies Julien Ryckaert.
Paul van Gerven
This article is exclusively available to premium members of Bits&Chips. Already a premium member? Please log in. Not yet a premium member? Become one for only €15 and enjoy all the benefits.