Silicon goes vertical with rollable transistor layers

A new transfer process for stacking ultrathin silicon nanomembranes could offer an alternative route to monolithic 3D integration.

Paul van Gerven

This article is exclusively available to premium members of Bits&Chips. Already a premium member? Please log in. Not yet a premium member? Become one for just €20 for the first year and enjoy all the benefits.

Login

Become a premium member for just €20